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(57) ABSTRACT 
The invention is directed to a microfabricated device. The 
device includes a substrate that is etched to define mechani- 
cal structures at least some of which are anchored laterally 
to the remainder of the substrate. Electrical isolation at 
points where mechanical structures are attached to the 
substrate is provided by filled isolation trenches. Filled 
trenches may also be used to electrically isolate structure 
elements from each other at points where mechanical attach- 
ment of structure elements is desired. 
The performance of microelectromechanical devices is 
improved by 1) having a high-aspect-ratio between vertical 
and lateral dimensions of the mechanical elements, 2) inte- 
grating electronics on the same substrate as the mechanical 
elements, 3) good electrical isolation among mechanical 
elements and circuits except where electrical interconnec- 
tion is desired. 
17 Claims, 8 Drawing Sheets 
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MICROFABRICATED STRUCTURES WITH 
ELECTRICAL ISOLATION AND 
INTERCONNECTIONS 
PRIOR APPLICATION DATA 
sive circuit fabrication processes. Such a process sequence 
enables cost-effective manufacture of devices comprising 
integrated circuits and structures on a single substrate. 
For improved performance, an integrated MEMS process 
5 should address three issues. First, the structural elements 
should be formed by a high-aspect-ratio process. Second, 
fabrication of mechanical structures should have a minimal 
impact on fabrication of associated circuitry on the same 
substrate. Third, structural elements should be electrically 
10 isolated from one another, the substrate, and circuit elements 
except where interconnection is desired. 
This application claims the benefit of U,S, provisional 
Application No. 601090,519 filed Jun. 24, 1998. 
IDENTIFICATION OF GOVERNMENT 
INTEREST 
This invention was made with Government support under 
NAS5-97227 and DMI 97-60647 awarded by the National 
National Science Foundation, respectively. The Government 15 cated device. The device includes a substrate that is etched 
to define mechanical structures that are anchored laterally to has certain rights in the invention. 
the remainder of the substrate. Electrical isolation where 
mechanical structures are attached to the substrate is pro- 
vided by trenches etched in the substrate that are subse- 
Circuit elements may be formed in the substrate material. 
Conducting material deposited Over isolating trenches may 
be used to interconnect electrically isolated circuit and 
structural elements. The insulating lining deposited in the 
25 trenches may fill the trenches or the lining may be filled with 
a second material that is not necessarily insulating. The 
~ i c r o ~ ~ e c t r o ~ e c ~ a n i c a ~  Systems (MEMS) combine substrate may also include a device layer in which one or 
mechanical structures and microe~ectronic circuits to create more structures and electrical circuits are formed, a handle 
integrated devices, MEMS have many applications layer, and a sacrificial layer between the device and handle 
such as microsensors and microactuators, ~~~~~l~~ of 30 layers. A portion of the sacrificial layer may be removed to 
microsensors include inertial instruments such as acceler- free the structures from the substrate. The sacrificial layer 
ometers and gyroscopes, detectors for gasses such as carbon- may include silicon dioxide, the substrate Or device layer 
monoxide, and pressure sensors, ~~~~~l~~ of microactua- may include single-crystal or epitaxial silicon, the isolation 
tors include optical mirrors used for video displays, material may include a silicon nitride, and the trench fill 
switching arrays, and disk-drive head actuators used for 35 material may include PolYcrYstalline silicon. 
increasing track density. Performance of devices fabricated in accordance with the 
M~~~ MEMS-based devices utilize electrical circuits invention is improved due to the proximity of interface 
combined with air-gap capacitors to motion, or to circuitry built into the same substrate as the microstructures. 
apply electrostatic forces to a movable structure. Air-gap Performance of microstructures is improved due to the 
capacitors are often formed between sets of capacitor plates 40 high-aspect-ratio fabrication that yields larger mass, air-gap 
anchored to a substrate interleaved with plates attached to a capacitors with larger sensitivity, and improved suppression 
movable structure, The performance of many capacitive- of undesired deflections-particularly deflections out of the 
based MEMS improves as: 1) the overlap area of capacitor plane of the substrate. The invention is compatible with 
plates increases, 2) the distance between the stationary and 45 existing microfabrication techniques and is compatible with 
movable capacitor plates decreases, 3) the compliance of the established integrated circuit fabrication Processes. 
structure varies dramatically in different directions, and 4) 
the mass of the structure increases. Each of these perfor- 
mance issues is enhanced using high-aspect-ratio semicon- 
cated structures is much larger than small lateral dimensions 
such as width of flexible beams and gaps between capacitor 
plates. 
Electrical interfaces for capacitive-based MEMS require 
electrically isolated nodes spanned by one or more variable 55 in which trenches 
capacitors such as an air-gap capacitor, Thus, capacitive 
interfaces using capacitors formed between structural ele- 
ments require electrical isolation between these structural 
elements. 
gyroscopes may benefit from combining high-aspect-ratio 
structures with circuits integrated in the same substrate. 
Hence, a high-aspect-ratio structure etched into a single- 
crystal silicon substrate that also contains integrated circuits 
is of particular interest. Of even greater interest is a process 65 
sequence that yields structures and circuits in the same 
substrate but does not significantly alter complex and expen- 
SUMMARY OF THE INVENTION 
Aeronautics and Space Administration (NASA) and the In one aspect, the invention is directed to a microfabri- 
FIELD OF THE INVENTION 
This invention relates generally to microfabricated 
devices, and more particularly to three-dimensional devices 20 quently lined with an insulating material. 
fabricated with high vertical to horizontal aspect ratios. This 
invention results in high-aspect-ratio devices that may be 
fabricated with integrated circuitry on the same substrate 
using conventional microfabrication techniques. 
BACKGROUND OF THE INVENTION 
BRIEF DESCRIPTION OF THE DRAWINGS 
For a better understanding of the nature and objects of the 
detailed description taken in conjunction with the accom- 
panying drawings, in which: 
FIG. l a  is a plan-view and FIG. l b  is a cross-sectional 
view of the starting material and the region of the substrate 
FIG. 2a is a plan-view and FIG. 2b is a cross-sectional 
view Of a trench after the first etch. 
FIG. 3a is a Plan-view and FIG. 3b is a ~ross-sectional 
view of a trench after the first trench is filled. 
FIG. 4a is a Plan-view and FIG. 4b is a Cross-sectional 
view of a trench after trench-fill material is removed from 
the surface of the wafer. 
FIG. 5a is a plan-view and FIG. 5b is a cross-sectional 
view of a trench after fabrication of integrated electronics. 
FIG. 6a is a plan-view and FIG. 6b is a cross-sectional 
view of a trench and a simple mechanical structure defined 
by the second deep-etch. 
ductor technologies, wherein thickness or depth of fabri- invention, reference be made to the 
be formed. 
The performance of devices such as accelerometers and 60 
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FIG. 7a is a plan-view and FIG. 7b is a cross-sectional circuitry. When the device layer contains an epitaxial silicon 
view of a trench and a simple mechanical structure after layer, dopants may be selectively introduced (through 
removal of sacrificial material. implantation or diffusion, for example) into regions of the 
FIG, 8 is a perspective cut-away view of the released epitaxial layer to enhance conduction from the surface of the 
5 device layer to the silicon on which the epitaxy is deposited. mechanical structure shown in FIG. 7. In addition, a material such as silicon dioxide may be 
multiple electrically isolated nodes on a single mechanical protect the device layer from damage during trench forma- 
structural element. tion and filling. 
FIG. 10 is a Perspective Cut-awaY view of one region in Afirst trench etch cuts through the device layer at least as 
which stringers may form. deep as the sacrificial material lob. As shown in FIG. 2, the 
FIG. l l a  is a plan-view and FIG. llb,c are cross-sectional first trench etch results in trench 11 and may be performed 
views of a trench with a condyle. using a reactive-ion etch (RIE), for example. Trench 11 is 
FIG, 12a is a plan-view and FIG, 12b,c are cross-sectional then lined with an insulating material 12, such as LOW- 
views of a trench with a condyle during deposition of 1~ Pressure Chemical-Vapor Deposition (LPCVD) silicon 
insulating material and before pinching-off of the trench nitride, shown in FIG. 3. The insulating material 12 may be 
occurs. used to completely fill the trench 11 or additional filler 
views of a trench with a condyle during deposition of used to complete the fill of trench 11. Referring to FIG. 4, 
insulating material after pinching-off of the trench, but 2o once the trench 11 has been filled, the trench fill material 12 
is removed from the surface of the wafer to reveal the before pinching-off of the condyle occurs. 
surface of the substrate loa. Removal of trench-fill material 
FIG. 14a is a plan-view and FIG. 14b,c are cross-sectional 12 from the wafer surface may be achieved using dry- or 
views of a trench with a condyle after deposition of insu- wet-etching, grinding, or chemical-mechanical polishing, 
lating material and after pinching-off of both the trench and 25 for example, This completes the formation of the filled 
insulation trenches 20. Note that a mechanical device may the condyle. 
have a plurality of insulation trenches 20, as described 
with different-shaped condyles. below. 
Referring to FIG. 5,  the formation of circuit elements 
mechanical structure shown in FIG. 7 with a diamond- 30 follows the formation of the insulation trenches 20. Circuit 
shaped condyle. formation may be accomplished using any number of well 
FIG. 17 is a plan view of a substantially planar device known semiconductor circuit fabrication processes, such as 
with multiple mechanical structures and multiple intercon- CMOS, that will result in electronic circuit elements, such as 
nects integrated with circuitry. transistors, and electrical interconnection among circuit ele- 
FIG, 18 is a plan view of a planar device 35 ments. In addition, circuit formation may result in one or 
with multiple mechanical structures, nubbins, and geometric more conductors 31 that connect to the substrate material by 
contacts 32. The conductors 31 and contacts 32 may permit design rules. 
electrical connection among structures 21 and electrical FIG. 19 is a plan view of a substantially planar device circuits 30. Electrical circuits may be used for measurement with multiple mechanical structures, without nubbins, and 
40 of capacitance (often called sense-capacitance) between with geometric design rules. isolated mechanical structures to yield a quantity represen- 
FIG. 20a is a plan-view and FIG. 20b is a cross-sectional tative of distance between the mechanical structures, for 
view of a trench and a simple mechanical structure after example, ~ l ~ ~ ~ ~ i ~ ~ l  circuits may also be used to apply 
underneath the voltages to isolated mechanical structures to generate elec- 
45 trostatic forces. Other uses of electrical circuits include, but region of the mechanical structure. 
is a perspective cut-away view Of a device that has deposited or grown Over the surface of the device layer to 
FIG, 13a is a plan-view and FIG, 13b,c are cross-sectiona~ such as dioxide Or polysilicon, may be 
FIG. 15-fis a series of plan views of trenches terminated 
FIG. 16 is a perspective cut-away view of the released 
Of a region Of the 
FIG. 2 1 ~  is a plan-view and FIG. 21b is a cross-sectional 
view of a trench and a simple mechanical structure after 
are not limited to: calculating or signal processing of quan- 
tities based on measurements of sense-capacitance, sustain- 
removal of sacrificial material. inn oscillation of a mechanical structure. measurement of a 
changes in a piezoresistor which may be formed in the 
50 device layer, and measurement of current flow due to 
electron-tunneling between isolated mechanical structures. 
Fabrication of devices in accordance with the present Mechanical structures are defined with a second etch. 
invention, as illustrated in FIG. 8, comprises three basic Referring to FIG. 6, a deep etch, which may be a deep RIE 
steps: formation of a set of insulating trenches 20a-c, for example, removes excess material loa to reveal sacrifi- 
formation of interconnection 31 and 32, and the formation of 5s cial material lob. Removal of excess material loa leaves 
structures 21. FIG. 1 through FIG. 7 illustrate these fabri- open regions 25 which may define mechanical structures 
cation steps. such as comb-fingers 2le,ig, movable proof-masses 21c, or 
Referring to FIG. 1, the starting material 10 may suspensions 21d as shown in FIG. 17, for example. Note that 
comprise, in one embodiment, a bonded wafer structure sacrificial material 10b may serve as an etch-stop layer for 
having a number of layers including: a handle wafer lOc, a 60 the second etch. The removal of excess material 10a not only 
sacrificial material lob, and a conductive device layer loa. defines mechanical structures but also provides a majority of 
While different materials may be used, the handle wafer may required electrical isolation between separate mechanical 
be single-crystal silicon, quartz, or glass; the sacrificial layer structures. Additional isolation is provided by isolation 
may be silicon dioxide; and the device layer may be single- trenches 20 and by removal of sacrificial material 10b as 
crystal silicon. Alternatively, the device layer may be single- 65 shown in FIG. 7. Sacrificial material 10b may be removed 
crystal silicon with a surface coating of epitaxial single- with a wet-release process. When the sacrificial material 10b 
crystal silicon tailored for the fabrication of integrated is silicon dioxide any of a number of well known etching 
DETAILED DESCRIPTION OF THE 
INVENTION 
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chemistries, including hydrofluoric acid, may be used to 
remove sacrificial material under structures 21 as well as 
remove sacrificial material exposed by open regions 25. In 
addition to providing increased electrical isolation, remov- 
ing sacrificial material under structures 21 leaves open areas 
26, mechanically freeing structures from the handle wafer. A 
perspective view of a very simple microfabricated device is 
shown in FIG. 8. 
The process described above also provides for fabrication 
of structural elements that comprise multiple electrical 
nodes. FIG. 9 shows an example of a single structural 
element that contains multiple electrical nodes. In a unique 
feature of the present invention, two nodes may be electri- 
cally isolated from one another by refilled trenches 20c. The 
structure is electrically isolated from and mechanically 
anchored to the substrate by refilled trench 20a. Note refilled 
trenches 20c are not mechanically attached to the underlying 
substrate due to the nature of the process sequence, thereby 
enabling movement of released mechanical structures with 
respect to the substrate. 
Because of restrictions of processing technology, includ- 
ing RIE, a potential exists for electrical conduction between 
mechanical structures intended to be isolated. One method 
by which electrical conduction may occur is through con- 
ductive “stringers” 28 located along the wall of the trench. 
Astringer is defined as undesirable material left behind after 
etching. An example of a stringer is shown in FIG. 10. To 
prevent stringer formation, a single trench should not inter- 
sect multiple electrically isolated structures, as shown in 
FIG. 10. In addition, trenches should extend into a region 25 
cleared during the second deep etch at each point where 
isolation is desired. Aprotrusion of a trench into a region 25 
is termed a “nubbin” 23. By ensuring that every isolation 
trench 20 terminates in a region 25 cleared during the second 
deep etch (i.e. every trench ends with a nubbin), three faces 
of the trench are exposed to the second deep etch. Increased 
exposure to the second etch reduces incidence of stringers 
and results in the improved isolation characteristics of the 
device. Furthermore, trench fill materials attacked by the 
second deep etch may be selected, resulting in etching of the 
nubbins 23. Etching nubbins 23 to the sacrificial material 
10b ensures electrical isolation across the trench. 
Because trenches 11 typically have a large height-to- 
width aspect-ratio, trenches may have keyholes 27 after 
filling, shown in FIG. 13. A keyhole is produced when the 
trench-fill material 12 plugs the top of a trench 11 before 
enough material may be deposited to completely fill the 
center region of the trench. Keyhole formation is undesirable 
because keyholes may significantly reduce the mechanical 
strength and reliability of the trench. When the trench-fill 
deposition is substantially isotropic (such as LPCVD silicon 
nitride) keyhole formation may be reduced using condyles 
24, which are areas along the length of the trench with an 
increased trench width. Condyles reduce keyholing by 
enabling deposition material to travel down and laterally 
into the keyhole. FIG. 11 shows a plan and cross-sectional 
view of a trench and condyle before insulating material 12 
is deposited. FIG. 12 shows the formation of lips 29 at the 
top of the trench which eventually pinch-off as shown in 
FIG. 13. Once the lips pinch-off further deposition of 
material inside the trench from the top is prevented. Since 
the cross-sectional area of the condyle is greater than the 
cross sectional area of the trench the condyle enables further 
deposition of material by lateral migration until the lips at 
the top of the condyle pinch-off, shown in FIG. 14. 
Examples of condyles 24 attached to trenches 20 are shown 
in FIG. 15. To prevent keyholes along the length of a trench, 
6 
small regions of a trench may be chosen to have an increased 
width. Note that condyles may be formed at one or both ends 
of a trench, along the length of a trench including one or 
more ends, or along the length of a trench not including the 
5 ends, as illustrated in FIG. 15. Condyle shapes are not 
limited to the examples shown in FIG. 15; many shapes with 
an effective cross-sectional width greater than the nominal 
trench width may serve as a condyle. 
In a further aspect of the invention, condyles may be 
placed at the end of nubbins 23. A perspective cut-away 
view of an isolation trench with a nubbin and a condyle is 
shown in FIG. 16. Alternatively, condyles may serve two 
functions: reduce keyholing while simultaneously serving as 
a nubbin. To serve these two functions, the boundary of the 
region removed during the second etch should stop along the 
length of the condyle such that at least part of the condyle 
protrudes into region 25. 
As an example of a device fabricated in accordance with 
the present invention, FIG. 17 illustrates an accelerometer 
that measures translational acceleration. However, the prin- 
20 ciples of the invention are applicable to many other devices 
including, but not limited to gyroscopes, angular 
accelerometers, mechanical valves, and disk-drive head 
actuators. 
An embodiment of an accelerometer comprises a proof- 
25 mass 21c, stationary interdigitated comb fingers 21f;g elec- 
tronic circuitry 30a, and electrical interconnect 31a, b,c. The 
proof-mass 21c is able to move relative to the substrate since 
sacrificial material underneath the proof-mass has been 
removed. The proof-mass includes a flexure 21d that allows 
30 the proof-mass 21c to deflect, and comb-fingers 21e that are 
interleaved with stationary comb-fingers 21f;g. Proof-mass 
comb-fingers 21e form air-gap capacitors with stationary 
comb-fingers 21f;g. Deflections of the proof-mass from 
translational accelerations along the input axis result in an 
35 imbalance in the air-gap capacitors. Electronic circuitry 30a 
may measure this imbalance to determine acceleration. 
Furthermore, electronic circuitry 30a may force-balance the 
proof-mass using electrostatic attraction between comb- 
fingers 21e and 21f;g or a separate set of comb-fingers. 
The illustrated accelerometer built in substrate 10 
40 includes the following: circuitry 30a, interconnection 31a, 
b,c and 32c, as well as movable proof-mass 21c. Mechanical 
elements such as the accelerometer proof-mass and the 
stationary, interdigitated comb fingers 21f;g were formed 
during the second deep etch. The second deep etch removes 
45 substrate material thereby defining structural elements 21c, 
d,e and 21f;g. Many of the mechanical elements such as the 
proof-mass 21c and the interdigitated comb-fingers 21f;g are 
electrically isolated from the handle wafer by the removal of 
sacrificial material. Many of the mechanical elements such 
SO as the proof-mass 21c and the stationary, interdigitated 
comb-fingers 21f;g are electrically isolated from each other, 
the circuitry, and the remainder of the substrate by a com- 
bination of regions 25 formed during the second deep etch, 
and a set of filled isolation trenches 20a,c with nubbins 23. 
ss Optional condyles may be added for improved trench filling. 
Electrical connection between the mechanical structures 21 
and the associated circuitry 30a is made using interconnec- 
tion 31a, b,c and contacts 32c. The interconnection 31a, b,c is 
formed from a conducting material that makes electrical 
60 connection to mechanical and electrical elements via con- 
tacts 32c. Accelerometer performance is enhanced over 
prior-art implementations due to improved isolation pro- 
vided by nubbins and increased mechanical strength of filled 
isolation trenches provided by condyles. When the intercon- 
65 nection material is metal a low-noise sensor may be pro- 
duced since metal interconnect typically has a small sheet 
resistance. 
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FIG. 18, taken in conjunction with FIG. 19 shows yet 
another aspect of the invention. When circuits are integrated 
on the same substrate as a mechanical structure a set of 
geometric design rules typically specify minimum distances 
between the separation and/or overlap of certain layers with 
respect to each other. For example, when a typical CMOS 
process flow is integrated on the same substrate as a 
mechanical structure, a substrate contact may be used to 
attain connectivity from the circuits to the structure. In many 
cases, certain layers must be terminated in a specific order 
with specific critical dimensions for reasons that may 
include photolithographic, topological, or mask-alignment 
constraints. For illustrative purposes, if the process flow 
results in the deposition and patterning of a passivation layer 
101, 111 on top of a layer of patterned metal 103, which is 
supported above the substrate by one or more dielectric 
layers 100,110 a set of design rules may include DR1: metal 
to metal spacing of at least 2 microns, DR2: minimum metal 
width of at least 2 microns, DR3: minimum distance 
between metal and edge of dielectric of at least 3 microns, 
DR4: minimum distance between dielectric and edge of 
passivation of at least 3 microns, DR5: minimum distance 
between passivation and any structure formed by the second 
etch of at least 3 microns, DR6: minimum separation 
between contact and trench of at least 2 microns, DR7: 
contact width exactly 1 micron. For this illustrative example 
the minimum pitch for the fingers 106,108 using the nubbin 
design of FIG. 18 is set by (2*DR6)+DR7, which equals 5 
microns. FIG. 19 shows a layout of a similar structure that 
doesn’t use nubbins. For similar design rules the minimum 
pitch between structures is given by 2*(DR3+DR4+DR5)+ 
DR2 equaling 20 microns. The reduced pitch of the nubbin 
structure enables more active structural elements to be 
included in a given space than the method of FIG. 19 allows. 
Inclusion of more active structural elements can be used for 
attaining a more sensitive sensor, for example. 
In an alternate embodiment of the invention, a dry-etch 
process may be used to remove the sacrificial layer 10b 
beneath the structure 21. Referring to FIG. 6 and FIG. 20, a 
region 22 of the handle wafer lOc, beneath a region under 
the structure 21, may first be etched to expose sacrificial 
material lob. Etch of the handle wafer may be anisotropic, 
using wet-etch processes such as KOH, TMAH, or EDP or 
dry-etch processes such as reactive ion etch. Furthermore, 
the crystal orientation of the handle wafer may be <111>, 
which will result in vertical sidewall etches in KOH, TMAH, 
or EDP. The handle wafer may also be isotropically etched 
using wet processes. Referring to FIG. 21, once sacrificial 
material 10b is exposed, a dry-etch process (such as a 
plasma-based process) may be used to remove sacrificial 
material. Note that a dry-etch of sacrificial material 10b to 
leave open areas 26 does not expose mechanical structures 
to potentially harmful wet processes. Furthermore, this 
method allows the trench-refill material 12 to be susceptible 
to etchants that attack the sacrificial material lob, such as a 
deposited silicon dioxide when the sacrificial material is 
silicon dioxide. 
In yet another embodiment of the invention, the substrate 
material 10a is doped single-crystal silicon and the trench- 
fill material 12 is doped polycrystalline silicon. The doping 
of the substrate and the trench-fill materials is selected such 
that a P-N semiconductor junction is created between the fill 
material and the substrate. For example, if the substrate has 
N-type dopant such as arsenic, the polycrystalline silicon 
would be doped with a P-type dopant such as boron. Due to 
diffusion of the polycrystalline silicon dopant into the sub- 
strate material loa, the P-N junction will typically occur in 
8 
the substrate material. Electrical isolation may be provided 
with a reverse bias on the P-N junction formed between the 
trench 20 and the substrate loa.  An advantage of this 
method is that the second deep etch attacks the trench 
5 material 20 at a rate similar to the substrate material loa.  
Consequently, nubbins 23 are substantially removed, reduc- 
ing stringers. Thus, electrical isolation of the structural 
elements 2 1  is ensured. 
The foregoing description, for the purposes of 
explanation, used specific nomenclature to provide a thor- 
ough understanding of the invention. However, it will be 
apparent to one skilled in the art that the specific details are 
not required in order to practice the invention. Thus, the 
15 foregoing descriptions of specific embodiments of the inven- 
tion are presented for the purposes of illustration and 
description. They are not intended to be exhaustive or to 
limit the invention to the precise forms disclosed, obviously 
many modifications and variations are possible in view of 
2o the above teachings. The embodiments were chosen and 
described in order to best explain the principles of the 
invention and its practical applications, to thereby enable 
others skilled in the art to best utilize the invention and 
various embodiments with various modifications as are 
25 suited to the particular use contemplated. 
What is claimed is: 
1 .  A microelectromechanical device, comprising: 
a substrate having a semiconductor device layer; 
a first trench formed in said device layer, said first trench 
including a dielectric; 
a second trench formed in said device layer, said second 
trench simultaneously defining one or more planar 
microstructures and providing electrical isolation 
between said one or more planar microstructures and at 
least a portion of said device layer; 
wherein said first trench extends through said device layer 
and has a first end and a second end, each end termi- 
nating in said second trench. 
40 2. The device of claim 1 wherein said second trench 
provides additional isolation between two or more adjacent 
microstructures. 
3. The device of claim 1 wherein said first trench includes 
a condyle. 
45 4. The device of claim 1 wherein said first trench is 
substantially filled with said dielectric. 
5 .  The device of claim 1 wherein said substrate further 
includes a handle layer and a sacrificial layer. 
6. The device of claim 5 wherein said first trench and said 
SO second trench extend from an exposed surface of said device 
layer towards said handle layer. 
7. The device of claim 5 wherein regions of said sacrificial 
layer are removed, thereby forming a gap between said 
handle wafer and at least a portion of said microstructure. 
8. The device of claim 5 wherein said sacrificial layer 
includes silicon dioxide. 
9. The device of claim 1 wherein said dielectric comprises 
a material chosen from at least one of  silicon nitride, 
polysilicon. 
10. The device of claim 1 wherein said first trench further 
includes polysilicon. 
11. The device of claim 1 wherein said device layer 
includes single-crystal silicon. 
12. The device of claim 1 further including an electrical 
65 connection over said first trench, terminating with a con- 
ductive contact to at least one of said one or more planar 
microstructures. 
3o 
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13. The device of claim 12 further including circuitry 
formed in said device layer, said circuitry including at least 
one transistor. 
14. The device of claim 1 further including a nubbin. 
15. The device of claim 1 wherein said first trench 
electrically isolates two regions of at least one of said one or 
more planar microstructures. 
’ 
16. A microelectromechanical device, comprising: 
a trench formed in said device layer, said trench including 
a dielectric, said trench having a first extent and a 
second extent; 
wherein said first extent terminates in a nubbin, and said 
second extent terminates in a nubbin. 
a substrate having a semiconductor device layer; 10 
10 
17. A microelectromechanical device, comprising: 
a substrate having a semiconductor device layer; 
one or more first trenches formed in said device layer, said 
a 
one or more first trenches including a dielectric, each 
said one or more first trenches having a first extent and 
a second extent; 
plurality of second trenches in said device layer, said 
second trenches defining one or more planar micro- 
structures; 
wherein said first extent and said second extent each 
terminate in a second trench, thereby providing a 
defined area absent of conductive material around each 
of said first extent and said second extent. 
* * * * *  
